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Abstract: UML goal of being a general-purpose modeling language discards the possibility
to adopt too precise and strict a semantics. Users are to rene or dene the semantics in
their domain specic proles. In the UML Prole for Modeling and Analysis of Real-Time
and Embedded (MARTE) systems, we have dened a broadly expressive Time Model to
provide a generic timed interpretation for UML models. Our Clock Constraint Specication
Language (CCSL) supports the specication of systems with multiple clock domains. Starting
with a priori independent clocks, we progressively compose them to get a family of possible
time evolutions. Our language supports both synchronous and asynchronous compositions,
just like the synchronous language Signal, but also allows explicit non determinism. In this
paper, we give a formal semantics to a core subset of MARTE CCSL and we give an equivalent
interpretation of this kernel in two other very dierent formal languages, Signal and Time
Petri Nets.
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UML/MARTE CCSL, Signal et réseaux de Petri
Résumé : UML visant à être un langage général il se doit d'adopter une sémantique large
pour couvrir un ensemble important de domaines. Ainsi, les points de variation sémantique
ouverts par la spécication doivent être exploités par des prols pour raner voire même
dénir une sémantique adaptée à un domaine donné. C'est que nous avons fait dans le prol
MARTE (UML Prole for Modeling and Analysis of Real-Time and Embedded systems) et
plus spéciquement son modèle de temps. Ce prol de temps vise à donner une interprétation
précise mais susamment large pour permettre une interprétation temporelle des modèles
UML. Ce modèle de temps comprend un langage de spécication de contraintes (CCSL)
qui permet de contraindre progressivement des comportements a priori indépendants pour
isoler une famille de comportements acceptables. La suite des instants d'activation des
comportements contraints est appelée horloge logique. Ce langage propose des mécanismes de
compositions synchrones et asynchrones des horloges logiques et ressemble en cela beaucoup
au langage Signal. Il permet aussi d'exprimer du non-déterminisme explicite et est également
inspiré de modèles issus de la théorie de la concurrence, comme les réseaux de Petri.
Ce papier présente la sémantique formelle d'un sous-ensemble représentatif des contraintes
de MARTE CCSL en se limitant au temps discret. Pour élargir la communauté et pour faire
le lien avec les nombreux travaux existants nous donnons une interprétation de ce sous-
ensemble de contraintes en Signal et en réseaux de Petri.
Mots-clés : UML, MARTE, CCSL, temps logique, sémantique, Signal, Réseaux de Petri
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1 Introduction
The Unied Modeling Language (UML) [1] aims at being a unied and general-purpose
modeling language. Its semantics is purposely loose to cover a large domain and introduces
so-called semantic variation points that provide for extensions to rene (or even dene)
a semantics when required for a specic domain. These extensions are to be dened in
the context of a UML Prole. In the domain of real-time and embedded (RTE) systems,
the Object Management Group (OMG) has recently adopted the UML Prole for Modeling
and Analysis of Real-Time and Embedded systems (MARTE) [2], which is currently in the
nalization phase. In its foundations, MARTE denes a broadly expressive Time Model to
provide for a generic timed interpretation of UML models. The idea is to precisely dene
a semantics within the Prole rather than allowing tools for giving their own, possibly
incompatible with other tools of the same domain.
MARTE Time Structure is heavily inspired by the Tagged Signal Model [3], which intends
to dene a common framework for comparing several Models of Computation and Commu-
nication in the RTE domain, and from various works around synchronous languages [4] and
more generally polychronous/multiclock languages well-suited to specify Globally Asyn-
chronous and Locally Synchronous (GALS) systems. The concrete syntax of our language,
called Clock Constraint Specication Language (CCSL), is part of MARTE Prole but is not
normative and not based on any existing language to let tool vendors choose their own
technology. Our goal has been to use explicit keywords that denote usual concepts of the
domain (periodic, sporadic, sampling. . . ).
A comprehensive informal description of CCSL has previously been presented in [5] and
a partial formal declarative description is available in [6]. Using a declarative mathematical
description allows for being language independent. When constraints are not incompatible
they should enforce a causal relationship between UML model elements and thus provide a
support to build a real-time UML simulator. To implement CCSL and produce acceptable
executions, i.e., compatible with all constraints, it may be interesting to transform it into
equivalent formalisms that already benet from analysis tools. This paper compares a
representative selection of CCSL constraints with two very dierent languages: Petri nets [7]
and Signal [8]. Additionally, these two languages being general enough, such a description
should help a broad community from the concurrency theory and the synchronous languages
understand MARTE clock constraints.
Section 2 starts with a general introduction to CCSL and describe general assumptions
made on Petri nets and Signal to allow for a comparison. The following sections gives for each
of the selected constraints, its rationale, a mathematical denition, its equivalent in Petri
net and/or its equivalent in Signal, if ever. Section 7 illustrates the use of the constraints
on an unusual example that process Easter days. This section also introduces the graphical
representation of CCSL clock constraints. The graphical representation is not part of MARTE
yet and will be proposed to the OMG Revision Task Force for being integrated in next MARTE
revision.
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2 Formalisms under consideration
2.1 MARTE Time Structure
A Clock is a 5-tuple 〈I,≺,D, λ, u〉 where I is a set of instants (possibly innite), ≺ is a
quasi-order relation on I, named strict precedence, D is a set of labels, λ : I → D is a
labeling function, u is a symbol, standing for a unit. In this paper, we only consider the
clock temporal structure (or pure clock), i.e., the ordered set 〈I,≺〉 and the values are never
mentionned. ≺ is a total, irreexive, and transitive binary relation on I.
A discrete-time clock is a clock with a discrete set of instants I. Since I is discrete,
it can be indexed by natural numbers in a way that respects the ordering on I: let N? =
N \ {0}, idx : I → N?, ∀i ∈ I, idx(i) = k if and only if i is the kth instant in I. We
restrict the discussion to discrete-time clocks and do not consider dense time at all. All
operators presented are presented with a restricted semantics, assuming that clocks are
discrete, whereas these operators may have a more general semantics.
For any discrete-time time structure c = 〈Ic,≺c〉, c[k] denotes the kth instant in Ic
(i.e., k = idxc (c[k])). For any instant i ∈ Ic, °i is the unique immediate predecessor of i in
Ic and i° is the unique immediate successor of i in Ic, if any. To simplify computations, we
assume a virtual instant c[0], so that c[0] ≡ °c[1].
A Time Structure is a pair 〈C,4〉 where C is a set of clocks, 4 is a binary relation
on
⋃
c∈C Ic, named precedence. 4 is reexive and transitive. From 4 we derive four new
instant relations: Coincidence (≡,4 ∩ <), Strict precedence (≺,4 \ ≡), Independence
(‖, 4 ∪ <), and Exclusion (# ,≺ ∪ ).
2.2 Signal
In Signal language, a signal is a sequence of values of the same type, which are present at
some instants. The set of instants where a signal is present is the clock of the signal (not
to be mistaken with CCSL clocks). As in MARTE, the physical amount of time between two
instants is not relevant. The Signal language has two kinds of operators. Monochronous
operators act only on synchronous signals, i.e., signals that are always present at the same
instants, signals that have the same clock. Polychronous operators act on signals with any
clock and their result may have another clock. In this paper, we only consider the time
structure of MARTE and relations on instants, we do not use the labeling function. So CCSL
clocks are very similar to signals. CCSL pure clocks compare to Signal clocks (or pure signals,
type event). CCSL clock relations compare to Signal polychronous operators. In this paper,
we never discuss equivalent for Signal monochronous operators that would work on labels
associated with instants rather than the time structure itself. The purpose of having a Signal
equivalent to CCSL constraints is to use the Signal compiler to perform the clock calculus. An
invalid specication , i.e., with clock constraint violations, should result in Signal compilation
errors. Ideally, the converse should also be true, i.e., all rejected Signal programs should
match an invalid CCSL specication. Unfortunately, depending on assumptions made by the
Signal compilers, it may reject valid specications while never accepting an invalid one.
INRIA
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2.3 Time Petri net
MARTE Time model conceptually diers from Petri's work on concurrency theory [7]. Petri's
theory restricts coincidence to single points in space-time in accordance with physical laws.
In our model, the foundational relationship coincidence gathers a priori independent points
(instants) to reect design choices, it is a logical point of view.
Petri nets have well-established mathematical foundations and oer rich analysis capa-
bilities. Petri nets support true concurrency and can be used to specify some of our clock
relations. However it is not possible to force two separate transitions to re at the same
time, i.e., to express coincidence. Thus, we use Merlin's extension of Petri nets [9] that
associates a time interval (two times a and b, with 0 ≤ a ≤ b and b possibly unbounded) with
each transition: Time Petri nets. Times a and b, for transition t, are relative to the moment
θ at which the transition was last enabled. t must not re before time θ + a and must re
before or at time θ + b unless it is disabled before then by the ring of another transition.
Even with this extension, the specication of CCSL constraints is far from straightforward,
as this paper should show.
In our representation, each MARTE discrete-time pure clock c = 〈Ic,≺c〉 is represented
as a single transition ct (called clock transition) of a Time Petri net. Instants of a clock are
rings of the related transition. For a given initial marking and for a given ring sequence,
there is an injective mapping firingT ime : CT × N? → N, where CT is the set of clock
transitions. firingT ime(ct, i) is the time at which, the clock transition ct res for the ith
time in the ring sequence. We consider a Time Petri net as equivalent to a CCSL clock
constraint, i for all possible ring sequences and all clock transitions (other transitions do
not matter), firingT ime preserves the order :
(∀c1, c2 ∈ C)(∀k1, k2 ∈ N?)
((c1[k1] 4 c2[k2])⇐⇒ (firingT ime(c1t, k1) ≤ firingT ime(c2t, k2)),
where c1t (resp. c2t) is the clock transition associated with clock c1 (resp. c2). Even
though Time Petri nets can handle continuous time, we restrict our comparison to discrete-
time clocks and therefore we consider the transition ring time as a natural number (∈ N).
Here again, having Time Petri nets equivalents enables the use of some Time Petri net-
specic analysis tools. An invalid CCSL specication should be equivalent to a Time Petri
net with dead clock transitions.
3 Clock relation alternatesWith
The relation alternatesWith represents alternation between two clocks. A ∼ B means that
each occurrence of A is followed by an occurrence of B before any other occurrence of A.
The weak form of this relation allows the ith occurrence of B to be simultaneous (coincident)
with the ith occurrence of A, whereas the strict form requires A and B to be disjoint.
Typically, an asynchronous communication implies an alternation between sending and
receiving. Let A be the sender and B the receiver. The data is received after having been
RR n° 6545
6 Mallet & André
Figure 1: A strictly alternatesWith B
A
[1,∞[
B
[1,∞[
A strictly alternatesWith B A alternatesWith B
A
[1,∞[
B
[0,∞[
stm strictlyAlternatesWith
super ! super
A
B
stm alternatesWith
super ! super
A
BA B
stm strictlyAlternatesWith
((1,0), (0,#)) ((1,0), (i,#))
1
A
1
((0,1), (#,i)) ((0,1), (#,0))
1
1
B
stm alternatesWith
((1,0), (0,#)) ((1,0), (i,#))
1
A
1
((0,1), (#,i))
1
B
Figure 2: Behavior of clock relations (strictly) alternatesWith
sent. No other communication can start before the previous one completes. The weak form
allows the sender to receive data synchronously with the emission, but do not force the
synchronization. The strict form is used to forbid a instantaneous communication.
Figure 1 illustrates the relation strictly alternatesWith and its only possible behavior when
ignoring instants where neither A nor B are present (such instants are called empty instants).
In practice, there can be arbitrarily many empty instants between any occurrences of A and
B and not necessarily as many between two successive occurrences of A or B. We forbid
innite numbers of empty instants to ensure fairness properties.
Figure 2 shows the equivalent UML StateMachine. This is very similar to the covering
step graph of the Time Petri net. Simultaneous events must appear on the same transition.
Two dierent transitions denote independent events. The state machine only shows autho-
rized events. There is no outgoing transition from state super with a label B. This does
not mean that an event B occurring in this state would be lost but rather that the clock
constra nt makes it impossible for the event B to occur in this state. If, because of other
clock constraints, this condition cannot be enforced, then the specication is rejected. In
Signal, the program should be rejected at compilation time. In Time Petri net, a constraint
violation should result in dead clock transitions.
3.1 Mathematical denition
Let A and B be two discrete-time clocks.
INRIA
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A strictly alternatesWith B ⇐⇒ (∀k ∈ N?)(A[k] ≺ B[k] ≺ A[k + 1])
A alternatesWith B ⇐⇒ (∀k ∈ N?)(A[k] 4 B[k] ≺ A[k + 1])
The weak form of this clock relation can cause innitely many dierent behaviors even
if we ignore empty instants. B[k] precedes A[k + 1] but can either be coincident with A[k]
(A[k] ≡ B[k]) or strictly follow it (A[k] ≺ B[k]). Those are the only two possible situations
that matters. When they are disjoint and when no other clocks are involved, the distance
between two instants is not relevant.
3.2 Signal equivalent
When two clocks strictly alternate, there exists a super clock, more frequent than both A
and B (the relation is endochronous). To implement such a relation in Signal, one just need
to build explicitely the common super clock. For instance, one can create a local boolean
signal super that alternatively takes the value true and false, starting with true. A is
synchronous with super when super is true and B is synchronous with super when super is
false.
process strictlyAlternatesWith = ( ? event A,B )
(| super := not (super$ init false)
| A ^= when super
| B ^= when not super
|) where boolean super end;
The weak form 1 is a bit dierent because either A and B occurs simultaneously, or A
occurs alone and B should occur alone in the future. Note that B cannot occur alone when
super is true. This is enforced in Signal by the relation A ˆ = when super, when A must
occur if (and only if) super is true, either alone or together with B.
process alternatesWith = ( ? event A,B )
(| nextsuper ^= super ^= A^+ B
| nextsuper := false when not B default true
| super := nextsuper $ init true
| A ^= when super
| B ^> when not super
|) where boolean super,nextsuper end;
3.3 Time Petri Net equivalent
Figure 3 gives Time Petri nets equivalent to both the strict (lefthand side) and the weak
(righthand side) forms of clock relation alternatesWith. They only dier by the time interval
1This implementation has been obtained after fruitful discussions with Dumitru Potop-Butucaru
RR n° 6545
8 Mallet & André
on transition B. The weak form allows the transition B to re either simultaneously or
stricly after the ring of transition A.
A
[1,∞[
B
[1,∞[
A strictly alternatesWith B A alternatesWith B
A
[1,∞[
B
[0,∞[
stm strictlyAlternatesWith
super ! super
A
B
stm alternatesWith
super ! super
A
BA B
stm strictlyAlternatesWith
(1,0), (0,#) (1,0), (i,#)
1
A
1
(0,1), (#,i) ((0,1), (#,0)
1
1
B
stm alternatesWith
(1,0), (0,#) (1,0), (i,#)
1
A
1
(0,1), (#,j)
1
B
A strictly alternatesWith B A alternatesWith B
Figure 3: Relation alternatesWith: Time Petri net
To analyze Time Petri nets it is usual to compute the reachability graph [10]. However,
even with bounded Time Petri nets the graph can be innite. Instead, we build the graph
of essential integer-states as dened by Popova [11]. This graph remains nite while still
being sucient to determine the entire behavior of the net at every time.
Figure 4 shows the graph of essential integer-states for the two forms. The nodes of this
graph (states) are pairs 〈m,J〉, where m is a marking (m ∈ PN), P is the set of places,
J : T → N∪{#} is the timevector, T is the set of transitions. J(ti) is the time elapsed since
transition ti became most recently enabled or # if the transition ti is not enabled.
One essential state may represent innitely many states of the traditional reachability
graph. State 〈(1, 0), (i,#)〉 where i > 0 unies all states where only time increases without
any inuence on marking or enabling transitions and thus on the relative ring order of
clock transitions. Unifying all these states is equivalent to Signal decision of ignoring empty
events.
4 Clock relation isPeriodicOn
The relation isPeriodicOn builds a periodic clock with respect to a parent clock for a given
period. Note, that the clocks need not be chronometric. Optionnally, an oset may be
specied when the periodic behavior only starts after a given number of occurrences of the
parent clock.
A isPeriodicOn B period =P offset =δ is a strictly periodic behavior preceded by δ oc-
currences of B alone. A more general clock relation (lteredBy) has been dened in MARTE
INRIA
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A strictly alternatesWith B A alternatesWith B
A
[1,∞[
B
[0,∞[
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super ! super
A
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A
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1
A
1
(0,1), (#,i) ((0,1), (#,0)
1
1
B
stm alternatesWith
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1
(0,1), (#,j)
1
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Figure 4: Relation alternatesWith: graph of essential integer-states
to lter a clock and build a subclock (less frequent clock in Signal terminology) by selecting
some instants (not necessarily periodically).
Using the clock relation lteredBy (symbolically represented by H) the relation isPeriodicOn
can be written A = B H 0δ • (1 • 0P−1). When δ = 0 and P = 1, A and B are synchronous.
Figure 5 gives one possible execution where A isPeriodicOn B period = 3 offset = 5.
Signals A and B are counting their own occurrences. A always rst occurs simultaneously
with the 6th occurrence of B, whenever it is.
Figure 5: A isPeriodicOn B period=3 oset=5
The weak form does not specify precisely when B should occur. It just specify that B
must occur once for each P occurrences of A.
4.1 Mathematical denition
Let A and B be two discrete-time clocks.
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A isPeriodicOn B period =P offset =δ ⇐⇒
(∀k ∈ N?)(A[i] ≡ B[(i− 1) ∗ P + δ + 1])
A isWeaklyPeriodicOn B period =P offset =δ ⇐⇒
(∀k ∈ N?)(B[(i− 1) ∗ P + δ + 1] 4 A[i] ≺ B[i ∗ P + δ + 1])
4.2 Signal equivalent
The implementation in Signal of the strict form is straightforward since MARTE filteredBy
relation is very close to the operator when. And the periodic case is one simple application.
offset and period are parameters, i.e., constant values given at compilation time.
process isPeriodicOn = { integer offset,period } ( ? event A, B )
(| nb ^= B
| zi := nb$
| nb := ((zi + 1) when zi/=(period-1)) default 0
| ^A ^= when zi=0
|) where integer zi init -offset, nb end;
4.3 Time Petri Net equivalent
Figure 6 gives Time Petri net equivalent to both forms of clock relation isPeriodicOn. For
the strict form, transition B must re δ times before anything can happen to transition A.
Then every P th ring of transition B, A must re synchronously because the time interval is
[0,0]. Using a time interval [0,0] is very handy to represent instantaneous reactions. However,
when several such transitions are enabled at the same time, the use of priorities may become
necessary. The left place (in blue) is mandatory. The net has the same behavior with or
without this place. However, without this place, the untimed net (skeleton) is unbounded
(event though the timed net is bounded). Having unbounded skeletons restricts the kind of
analysis that can be performed.
Concerning the weak form (righthand side), without the left place both the timed net
and its skeleton would be unbounded because of the unbounded time interval on transition
A. This place with its initial marking prevents B from ring more than 2 ∗ P − 1 times
between two successive rings of A.
Note that as a special case (P = 1 and δ = 0) we retrieve the weak form of clock relation
alternatesWith.
INRIA
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A isPeriodicOn B period=P offset=
(May, 6th 2008)
[1,∞[
B
[0,0]
A
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P
[1,∞[
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[0,0]
A
P
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nbA
nbB
nbB
[1,∞[
B
[0,∞[
A
P
P+
May, 30th
The untimed net (skeleton) is non 
bounded making it impossible to build 
the graph of essential states
May, 30th
With bounded skeleton
P
P+
A isWeaklyPeriodicOn B period=P offset=
[1,∞[
B
[0,0]
A
P
P+
P
+1
A isPeriodicOn B period=P offset=
90mm
59mm
109mm
66mm
Figure 6: Relation isPeriodicOn: Time Petri net
5 Clock relation sampledOn
The relation sampledOn represents sampling, it can be used to model time-triggered com-
munications or for synchronizing asynchronous inputs. A = B  C denes a subclock of
C (less frequent than C in Signal terminology) that occurs only after an occurrence of B.
The strict form of sampledOn does not instantaneously sample an occurrence of B when it
is synchronous with an occurrence of C. In that case, the sampling is postponed.
Figure 7 shows one possible scenario involving the clock relation sampledOn with both
forms weak and strict. Signal B counts its occurrences and signal A contains the value
actually sampled from B.
With both forms the rst sample has the value 1. However, with the weak form the rst
sample occurs on the rst occurrence of C whereas it occurs on the second occurrence of
C with the strict form. The second sample has the value 3 and the input 2 has been lost
in both cases. The third sample occurs at the same time, whatever the form, but does not
carry the same value in both cases.
5.1 Mathematical denition
Let A,B and C be three discrete-time clocks.
A = B strictly sampledOn C ⇐⇒
(∀a ∈ N?)(∃b, c ∈ N?)((A[a] ≡ C[c]) ∧ (C[c− 1] 4 B[b] ≺ C[c]))
RR n° 6545
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Figure 7: A=B sampledOn C
A = B sampledOn C (A = B  C)⇐⇒
(∀a ∈ N?)(∃b, c ∈ N?)((A[a] ≡ C[c]) ∧ (C[c− 1] ≺ B[b] 4 C[c]))
5.2 Signal equivalent
As always, the weak form of clock relations is more dicult to implement since it implies
instantaneous reactions. Synchronous languages are very well-suited to describe such behav-
iors. The following Signal implementations count the number of occurrences of inp between
two successive occurrences of clk. A sampling occurs where there is at least one occurrence
of inp (zc/=0).
process strictlySampledOn = (? event inp, clk ! event outp )
(| c ^= zc ^= inp ^+ clk
| zc := c$ init 0
| c := 1 when clk when inp default 0 when clk default zc+1 when inp
| outp := when zc/=0 when clk
|) where integer c, zc end;
The weak form is similar but the input event (inp) can occur simultaneously with the
sampling clock (clk).
process sampledOn = ( ? event inp, clk ! event outp )
(| c ^= inp ^+ clk
| zzc := 1 when ^inp default zc
| zc := c$ init 0
| c := 0 when clk default zc+1
| outp := when zzc/=0 when clk
|) where integer c,zc,zzc end;
INRIA
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A = B sampledOn C
May, 7th 2008
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nbC
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A = B stricly sampledOn C
May, 23rd 2008
[1,∞[
B
[1,∞[
C
nbC
nbB
[0,0]
A
nbA
[0,0]
[1,1]
tB
[1,1]
pC
pB
Figure 8: A=B strictly sampledOn C (Time Petri net version)
5.3 Time Petri Net equivalent
Figure 8 shows the Time Petri net implementation of the strict form. This implementation
requires priority transitions (dashed/blue arcs between transitions). The arc source has
a higher priority than the target. When two transitions are enabled, the transition with
highest priority must re rst possibly preventing another transition from ring. When the
order does not matter, the transition are said to be independent.
Transition pB empties tokens produced by B when there are multiple occurrences of
B between two successive occurrences of C. Transition pC empties tokens produced by C
when they are not immediately consumed by transition A. Transition pC must have a higher
priority than transition A, an unused clock occurrence is always emptied when possible and
not used to sample any input.
The weak form is not easy to implement since it involves instantaneous reactions that
leads to races so that the order of ring becomes important. Still, the implementation is
possible if we assume that input clock transitions (B and C here) always have a higher
priority than other transitions. Because of the lack of room and because it is not possible to
formally take this consideration within the model we do not present the implementation here.
In a general way, weak forms that involves instantaneous reactions are better represented
by synchronous languages.
6 Clock relation delayedFor
The relation delayedFor models a watchdog. A clock start triggers a timer that counts
according to a reference clock. A timeout elapsed after delay occurrences of the reference
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clock. In this retriggerable version, if the clock start occurs again before the time out, then
the timer is reinitialized. This is a polychronous operator as the clocks start and timeout are
not necessarily synchronous. Note that even though the clock timeout is a subclock of the
reference clock, it is not required for the clock start to be a subclock as well.
6.1 Mathematical denition
Let A,B and C be three discrete-time clocks and δ ∈ N?
A = B delayedFor δ on C
⇐⇒
(∀a ∈ N?)(∃c, b ∈ N?, c > δ)((A[a] ≡ C[c]) ∧ (C[c− δ − 1] ≺ B[b] 4 C[c− δ]))
6.2 Signal equivalent
The clock relation delayedFor is very dierent from the Signal operator delay ($) since in
Signal the operator delay is monochronous. In the implementation below, signal c counts for
the occurrences of clk and is reset when start occurs. timeout occurs when c = delay.
process delayedFor = { integer delay } ( ? event start,clk ! event timeout )
(| c ^= start ^+ clk
| zc := c$ init 0
| c := 0 when start default zc+1 when clk
| timeout := when c=delay
|) where integer c, zc end;
6.3 Time Petri net equivalent
Signal operator delay ($) has a simple equivalent in Time Petri net (Figure 9). However,
the MARTE operator delayedFor is much more complex and requires the use of inhibitors.
In Petri nets, inhibitors are arcs from a place to a transition with a circle as an arrowhead.
Contrary to the normal semantics of arcs, the inhibited transition becomes reable only
when no tokens are available in the input place.
Figure 10 shows the MARTE clock relation delayedFor in Time Petri net. As for the
relation sampledOn, the transitions pS and tS empty tokens produced by start when more
than one token are available. Remember that start and clk are not necessarily synchronous,
so start needs to be synchronized.
Transition pC empties the tokens produced by clk when start occurs. The counting should
only start on start. The transition inC stops the empty when no tokens from clk are available.
INRIA
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Signal Delay operator ($)
May, 8th 2008
[1,∞[
C
[0,0]
C$n
nbC
n+1
n
Figure 9: Signal delay: c$n
timeOut = start delayed δ on Clk
May, 9th 2008
[1,∞[
start
[1,∞[
clk
nbClk
nbStart
[0,0]
time
Out
nbTimeOut
[0,0]
tS
[0,0]
pC
pS
[0,0]
δ
[0,0]inC
Figure 10: timeOut=start delayedFor δ on clk
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7 Illustration: Easter days
7.1 Specication
To illustrate the integration of CCSL clock constraints with UMLmodels we re-use an example
that has initially been presented in [6]. This exemple models the canonical rule to process
Easter days: Easter Day is the rst Sunday after the 14th day of the lunar month that falls
on or after March 21st (nominally the day of the vernal equinox).
Some requirements refer to events (Sunday, vernal equinox); others involve temporal
operators (after, on or after). Some events need additional explanations. The nominal full
moon, refers to an ecclesiastic full moon distinct from the astronomic one. It occurs exactly
14 days after the new moon, i.e., , it is the 14th day of the lunar month.
Similarly, the ecclesiastic vernal equinox always occurs on March 21st, while the date
of the actual spring equinox is the 21st or the 22nd.
7.2 MARTE implementation
Before modeling clock constraints, we need to model clocks. MARTE denes two stereotypes,
ClockType and Clock. Clock types gather common informations between similar clocks. The
stereotype ClockType extends the UML metaclass Class whereas the stereotype Clock extends
the metaclass InstanceSpecication. The clock type we need here will represent days (see
Figure 11), it is a discrete clock type. An operation getDate() gives the actual date of the
day. A third stereotype, ClockContraint, extending the metaclass Constraint stands for CCSL
clock constraints. The specication language of such constraints has to be CCSL.
cd Easter
getDate() : Date
« clockType »
{isLogical, nature = discrete}
Day« clock »
calendarDays : Day
« clock »
newMoons : Day
« isFinerThan »
« clock »
vernalEquinoxes : 
Day
« isFilteredBy »
{ cond=calendarDays.getDate()==March, 31st}
« clock »
sundays : Day
« isPeriodicOn »
{period = 7, offset = 1}
« clock »
fullMoons : Day
« delayedFor »
{on=calendarDays,
delay=14}
« clock »
easterMoons : Day
« sampledOn »
{trigger=vernalEquinoxes}
« clock »
easterDays : Day
« sampledOn »
{strict, trigger=easterMoons}
Figure 11: Clock type Day in MARTE
However, a graphical form of the language would be more appropriate to integrate with
UML models. We have dened a non-normative representation of clock constraints. This
representation is introduced here for the rst time. Clock constraints are represented as
stereotyped dependencies. The stereotype depends on the kind of clock constraints. For
ternary clock constraints (like sampledOn) a rst Clock dependency is used from the less
frequent clock to the more frequent clock. We also use a second auxiliary dependency from
the primary dependency to the third clock (the trigger in case of sampledOn).
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cd Easter
« clock »
calendarDays : Day
« clock »
newMoons : Day
« clock »
vernalEquinoxes : 
Day
« clock »
sundays : Day
« clock »
fullMoons : Day
« clock »
easterMoons : Day
« clock »
easterDays : Day
« isPeriodicOn »
{period = 7, offset = 1}
« restrictedTo »
{ pred=calendarDays.getDate()
==March, 21st }
« isSubclockOf »
« sampledOn »
{ strict, 
trigger=easterMoons }
« delayedFor »
{ on=calendarDays,
delay=14 }
« sampledOn »
{ trigger=vernalEquinoxes }
↯
↯
Figure 12: Easter specication with CCSL
Figure 12 shows the specication of Easter applying constraints. Note, that the stereo-
types that represent the clock constraints are not normative, as only the time structure itself
is normative to let tool vendors make their own graphical choices.
In this specication, the time starts on Saturday, March 1st 2008. This explains the
periodic pattern between sundays and calendarDays. There is one Sunday every seventh
day and the rst Sunday is on March, 2nd. Moreover, to resolve the relation isF inerThan
from newMoons to calendarDays we must know the Ephereris, starting of March 1st.
The pattern of New Moon occurrences is not completely regular or periodic and cannot be
predicted with a simple computation, it has to be given as an input.
Another possible way to represent the same specication using MARTE would be to
combine it with SysML parametrics [12]. Each CCSL constraint can be represented as a
SysML constraint block whose specication is given as a CCSL expression (see Figure 13).
Then, a parametric diagram (see Figure 14) is used to combine constraints together.
7.3 Signal implementation
A full implementation of the Easter specication has been performed in Signal. This im-
plementation has successfully predicted the date of Easter 2008, 2009, and beyond as long
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super:
vernalEquinoxEq : SubClock
par [ constraintBlock ] EasterEq
newMoonEq : SubClock
super:
sub:
fullMoonEq : Timer
trigger:
sub:
super:
sub:
super:
easterMoonEq : Sampling
trigger:
sub:
sundayEq : Periodic
super:
sub:
: StrictSampling
sub:
super:
trigger:
5mm
140mm
8mm
148mm
14
:
7 1
P:
easterDays:
origin : NFP_DateTime
« clockType »
{isLogical, nature=discrete}
Day sundaysPeriod : Integer
sundaysOffset : Integer
fullMoonOffset : Integer
« clock » days : Day
« clock » easterDays : Day
Easter
parameters
days : Day
easterDays : Day
« constraint »
EasterEq
parameters
super : Day
sub : Day
constraint
{ {CCSL} sub isSubclock super }
« constraint »
SubClock
*
parameters
P : UnlimitedNatural
 : UnlimitedNatural
constraint
{{CCSL} sub isPeriodicOn super 
period=P offset= }
« constraint »
Periodic
parameters
trigger : Day
 : UnlimitedNatural
constraint
{ {CCSL} sub = trigger 
delayedFor on super }
« constraint »
Timer
parameters
trigger : Day
constraint
{ {CCSL} sub = trigger 
sampledOn super }
« constraint »
Sampling
parameters
trigger : Day
constraint
{ {CCSL} sub = trigger 
strictly sampledOn super }
« constraint »
StrictSampling
June 10th
79mm
9mm
106mm
11mm
days :
Figure 13: SysML constraint blocks associated with CCSL expressions
super:
vernalEquinoxEq : SubClock
par [ constraintBlock ] EasterEq
newMoonEq : SubClock
super:
sub:
fullMoonEq : Timer
trigger:
sub:
super:
sub:
super:
easterMoonEq : Sampling
trigger:
sub:
sundayEq : Periodic
super:
sub:
: StrictSampling
sub:
super:
trigger:
5mm
140mm
8mm
148mm
14
:
7 1
P:
easterDays:
origin : NFP_DateTime
« clockType »
{isLogical, nature=discrete}
Day sundaysPeriod : Integer
sundaysOffset : Integer
fullMoonOffset : Integer
« clock » days : Day
« clock » easterDays : Day
Easter
parameters
days : Day
easterDays : Day
« constraint »
EasterEq
parameters
super : Day
sub : Day
constraint
{ {CCSL} sub isSubclock super }
« constraint »
SubClock
*
parameters
P : UnlimitedNatural
 : UnlimitedNatural
constraint
{{CCSL} sub isPeriodicOn super 
period=P offset= }
« constraint »
Periodic
parameters
rigger : Day
 : UnlimitedNatural
constraint
{ {CCSL} sub = trigger 
delayedFor on super }
« constraint »
Timer
parameters
trigger : Day
constraint
{ {CCSL} sub = trigger 
sampledOn super }
« constraint »
Sampling
parameters
trigger : Day
constraint
{ {CCSL} sub = trigger 
strictly sampledOn super }
« constraint »
StrictSampling
June 10th
79mm
9mm
106mm
11mm
days :
Figure 14: Easter with SysML parametric diagram
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as the right Ephemeris is given. This success conforts us in the equivalence of our repre-
sentation. Even though the date of Easter is known, the specication itself contains several
interesting constraints not easy to specify with usual languages.
The formal proof of the equivalence has not yet been performed as the methodology to
establish the proof is not clear. Both Signal and Time Petri nets are amenable to formal
verications. We have been using Polychrony [13] for the implementation in Signal and
TINA [14] for the implementation in Time Petri nets. Both these environments come with
facilities to perform model-checking of properties expressed in a temporal logic. Nevertheless,
to establish the equivalence between the properties and our mathematical specication still
requires some additional work.
In Signal, the civilian and the lunar months are given as inputs since they cannot be
deduced by a simple computation. However, clocks are neither inputs nor outputs but are
internal constructs to help constraining a system behavior.
process easter =
( ? integer month, lunarMonth
! integer monthName, newMoon, vernalEquinox, sundays;
event fullMoon, easterMoon; integer easter )
(| month08 := month
% oversample month to get days %
| days2008 := days(month08)
% oversample lunarMonth to get lunar days %
| lunarDays := days(lunarMonth)
| lunarDays ^= days2008
% process new moon from input newMoon %
| newMoon := days2008 when lunarDays = 1
% process full moon = fourteen days later than new moon %
| fullMoon := delayed{14}(^newMoon, ^days2008)
% process days of the week days in [0,6], first Day of March, 2008
is saturday=6%
| weekDays2008 ^= days2008
| weekDays2008 := cyclingCounter{6,1,6}()
% process month names, starting from March, 3=2+1 %
| monthName ^= days2008
| monthName := pre_monthName+1 when pre_monthName<12
default 1 when ^month
default pre_monthName when ^days2008
RR n° 6545
20 Mallet & André
Figure 15: Easter 2008
| pre_monthName := monthName$ init 2
% process vernal equinox: March, 21st%
| vernalEquinox := days2008 when days2008=21 and monthName=3
% process sundays (=0) knowing than March, 1st 2008 is Saturday (6) %
| sundays := days2008 when weekDays2008=0
% Easter moon is the first full moon following or equal to the vernal equinox %
| easterMoon := sampledOn{}(^vernalEquinox, ^fullMoon)
% Easter is the Sunday (stricly) following Easter moon %
| C_easter := strictlySampledOn{}(easterMoon, ^sundays)
| easter := days2008 when C_easter
|) where
integer month08;
integer days2008,weekDays2008, pre_monthName;
integer lunarDays;
event C_sundays, C_easter;
use ccsl;
use counting;
use calendar
end
% easter %;
Figure 15 shows the result of this Signal process starting on March 1st, 2008. This year,
Easter occurs on March, 23rd. Next year, Easter will occur on April 12th, 2009 (Figure 16).
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Figure 16: Easter 2009
8 Conclusion
This paper presents several possible equivalent specications for MARTE clock constraints.
Having only a pure mathematical denition as in [6] is not pragmatic since one objective
of MARTE Time Model is to provide the support for building executable models for real-
time and embedded systems. The transformation of a pure mathematical specication and a
simulator is not easy to perform. Nevertheless, we have developed a dedicated simulator that
builds a simulation fullling all the constraints [6]. Rather than working directly on partial
orders there are several formal models available in the community that comes together with
analysis and simulation tools. Signal and Time Petri nets are examples.
An OMG Specication is not the right framework to select tools and textual languages.
This paper intent is to show that the gap between MARTE-compliant UML models and some
existing tools can be lled. To garanty, a full compliance, we still have to prove formally,
the equivalence of the proposed Time Petri nets and Signal programs.
The second contribution of this paper is to show the non-normative graphical representa-
tion of clock constraints as an instance diagram. Even though, constraints are supposed to
apply to a behavior, it is not surprising that we used a structural diagram to represent the
constraints. Indeed, MARTE specication introduces a Time Structure. This Time Structure
induces a partial order on instants, this partial order is equivalent to the set of all possible
execution traces.
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